

# SERIES MEMORY ARCHITECTURE

## Abstract of Disclosure

An IC with a memory array having a series architecture is disclosed. The memory cells of the series group are arranged in pairs in which the capacitors of a memory cell pair are stacked one on top of the other. This advantageously allows for larger capacitor arrays without increasing the chip size.

## Figures